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Abstract 
   An optical parallel quaternary signed digit (QSD) two-dimensional array multiplier based 
on digit-decomposition (DDP) representation and duplication-shifting-superimposing 
algorithm is proposed in this paper. The multiplication operation is done in three steps; one 
for partial products generation and the other two steps perform accumulation to find the DDP 
planes of the final result array. QSD multiplication and addition rules are used to obtain          
a newly derived equations which are suitable for easy optical implementation using basic 
optical tools. Finally, simulation results are presented to validate the successful of the 
multiplication operation. 
 
 
ﻱﺯﺍﻮﺘﳌﺍ ﻲﺋﻮﻀﻟﺍ ﺏﺭﺎﻀﻟﺍ ﺩﺎﻌﺑﻻﺍ ﺔﻴﺋﺎﻨﺛ ﺓﲑﺒﻛ ﺔﻠﺘﻜﻟ     
  ﻟ ﻡﺎﻗﺭﻼ   ﺔﻴﻋﺎﺑﺮﻟﺍ ﺓﺮﺷﺆﳌﺍ  
ﻡﺎﻗﺭﻷﺍ ﻞﺼﻓ ﺕﺎﻳﻮﺘﺴﻣ ﻞﻴﺜﲤ ﻡﺍﺪﺨﺘﺳﺎﺑ  
 
ﺩ  . ﺭﺎﻔﺼﻟﺍ ﺏﺎﻫﻮﻟﺎﺒﻋ ﺀﻼﻋ  
ﺓﺮﺼﺒﻟﺎﺑ ﲏﻘﺘﻟﺍ ﺪﻬﻌﳌﺍ  
ﻚﻴﻧﻭﺮﺘﻜﻟﻻﺍ ﻢﺴﻗ  
ﺓﺮﺼﺑ - ﻕﺍﺮﻌﻟﺍ    
 
ﺺﺨﻠﳌﺍ  
         ﻟ ﺏﺮﻀﻟﺍ ﺔﻴﻠﻤﻋ ﺀﺍﺮﺟﻹ ﺎﻳﺯﺍﻮﺘﻣ ﺎﻴﺋﻮﺿ ﺎﻤﻴﻤﺼﺗ ﺔﻗﺭﻮﻟﺍ ﻩﺬﻫ ﻡﺪﻘﺗ        ﺔﻴﺋﺎﻨﺛ ﺔﻠﺘﻜ ﺩﺎﻌﺑﻷﺍ           ﺔـﻴﻋﺎﺑﺮﻟﺍ ﺓﺮـﺷﺆﳌﺍ ﻡﺎـﻗﺭﻷﺍ ﻦـﻣ 
           ﺔﻔﻋﺎﻀﻣ ﺔﻴﻣﺯﺭﺍﻮﺧ ﻰﻠﻋ ﻭ ﻡﺎﻗﺭﻷﺍ ﻞﺼﻓ ﺕﺎﻳﻮﺘﺴﻣ ﻞﻴﺜﲤ ﻡﺍﺪﺨﺘﺳﺎﺑ -   ﻒﺣﺯ   -       ﺔﻓﺎﺿﺇ   ﻡﺎﻗﺭﻷﺍ  .   ﺔﻴﻠﻤﻋ ﻥﺇ       ﰲ ﻢﺘﺗ ﺏﺮﻀﻟﺍ 
   ﺙﻼﺛ ﺕﺍﻮﻄﺧ ,       ﺓﻮﻄﳋﺍ ﰲ ﻢﺘﻳ  ﱃﻭﻷﺍ     ﻰﻠﻋ ﻝﻮﺼﳊﺍ  ﺞﺗﺍﻮﻧ      ﻩﺬـﻫ ﻊـﲨ ﲔﺘـﻘﺣﻼﻟﺍ ﲔﺗﻮﻄﳋﺍ ﰲ ﻢﺘﻳ ﺎﻤﻨﻴﺑ ﻲﺋﺰﳉﺍ ﺏﺮﻀﻟﺍ 
ﺍ      ﻲﺋﺎﻬﻨﻟﺍ ﺞﺗﺎﻨﻟﺍ ﻰﻠﻋ ﻝﻮﺼﳊﺍ ﺽﺮﻐﻟ ﺞﺗﺍﻮﻨﻟ .       ﺔﻓﺎﺿﻹﺍ ﻭ ﺏﺮﻀﻟﺍ ﻝﻭﺍﺪﺟ ﻡﺍﺪﺨﺘﺳﺍ ﰎ            ﺽﺮـﻐﻟ ﺔﻴﻋﺎﺑﺮﻟﺍ ﺓﺮﺷﺆﳌﺍ ﺩﺍﺪﻋﻸﻟ 
     ﻲﺋﻮﻀﻟﺍ ﻞﻴﺜﻤﺘﻠﻟ ﺔﺒﺳﺎﻨﻣ ﺓﺪﻳﺪﺟ ﺕﻻﺩﺎﻌﻣ ﻕﺎﻘﺘﺷﺍ    ﺔﻳﺪﻴﻠﻘﺘﻟﺍ ﺕﺍﻭﺩﻷﺍ ﻡﺍﺪﺨﺘﺳﺎﺑ  .   ﺍﲑﺧﺃﻭ   ,       ﺡﺎﳒ ﺖﺒﺜﺗ ﺔﺿﻭﺮﻌﳌﺍ ﺓﺎﻛﺎﶈﺍ ﺞﺋﺎﺘﻧ
ﺏﺮﻀﻟﺍ ﺔﻴﻠﻤﻋ   .  
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1.  Introduction 
     To  fulfill  the  theories  of  the  new 
technologies that require very high speed, 
there is a need to ultrahigh speed processing 
devices. Optical parallel processing has 
been used by the researchers for data 
processing and used this technology in 
various purposes such as image processing, 
data computing, control systems, etc [1,2]. 
The use of light in the optical processing 
systems leaded to many advantages such as 
high speed and the parallelism [3]. Also in 
these systems, the light signals can pass 
through each other without interacting or 
influencing the data carried by.  
      Digital  computer  systems  are  suffered 
from the carry propagation that might 
appear in the intermediate steps of 
arithmetic operations because of its 
sequential operation. The carry propagation 
made the processing time depends on the 
length of the numbers under processing. 
This problem was solved by proposing 
many optical techniques which performed 
the parallel arithmetic operations in 
constant processing time independent of the 
length of numbers.  These optical 
computing techniques were established 
using many parallel algorithms in order to 
perform the arithmetic operations [4,5]. 
One of   a common technique used in 
optical parallel arithmetic operations is the 
"Signed-Digit number systems" (SD) [6]. 
Also, parallel optical logic gates had been 
suggested to process large amounts of data 
in parallel and in speed of light [7]. In SD 
arithmetic, many works have been 
suggested for manipulating the addition and 
multiplication processes based on various 
optical schemes for processing SD data in 
parallel. A parallel optical modified SD 
(MSD) two-dimensional (2D) array 
multiplier using digit-decomposition plane 
(DDP) representation method has suggested 
in [8].  Also, a synthetic correlation-based 
parallel trinary SD (TSD) multiplier has 
designed in [9]. Recently, a parallel QSD 
multiplier using symbolic substitution (SS) 
technique is proposed in [10]. 
      In this paper, parallel optical 2D array 
multiplier for quaternary SD (QSD) number 
is suggested. The process is based on DDP 
representation technique. A newly derived 
equations have been derived which are 
suitable for optical implementation using 
basic optical tools. Finally,  a simulation 
example is introduced to verify the 
multiplication operation. 
 
2.  SD Numbers 
     The decimal number can be represented 
in  SD  number  form  as:                   
∑
−
=
=
1 n
0 i
i
i r    x D                                       (1)                    
where  D is the decimal number,  i x  is 
the i-th digit of SD number,  i x ∈ {-α , - 
(α-1) , … , (α -1) , α }, α = r-1,        r is the 
radix of SD number system, and n   is the 
number of digits in SD number. 
     The common used values of  r  are {2, 3, 
and 4}. Table (1) shows the three SD 
number systems which had been widely 
used. Note that,   -1, -2, and -3  will be 
denoted by 1, 2, and 3, respectively.  
 
Table (1): The three SD   number systms. 
 
 
 
The redundancy feature of SD numbers 
made it very powerful to implement an 
optical parallel arithmetic unit with carry-
free or carry-limited processing [11]. Note 
that a higher radix r of the SD number 
system gives a large range of numbers with 
fewer SD digits comparing with the binary 
number system that will require a large 
number of binary digits to offer a large 
range of binary numbers].  
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3.  DDP Optical Coding Methods 
      The SD numbers are represented in 
different methods. The coding methods 
depend on pixel assignment to the SD 
numbers. Mostly, two values of 
transparencies, opaque (dark) and 
transparent (white), are assigned in order to 
code the SD numbers by special 
arrangement of these two pixels. 
     DDP representation has proposed by 
Hongxin Huang and et.al. [8]. It is an 
extension for bit-plane representation 
method [12]. DDP representation can be 
applied to code large 2D data arrays of SD 
numbers. 
     In this paper, an expansion for the MSD 
DDP coding method performed in Ref [9] 
has been successfully applied to implement 
QSD number. The proposed scheme uses 7 
DDP planes (DDP  3,2,1,0, 3 , 2 , 1 ). Figure 1 
shows example for QSD data arrays coded 
by DDP scheme. It is noted that the coding 
is done according to the following  rule, if 
the (i,j)-th digit in the 2D QSD numbers 
array equal to 0  (1, 2 , 3 , 1,  2, and3), 
then the corresponding (i,j)-th pixel of the 
DDP-0 (1, 2 , 3 , 1,  2, and3)plane will be 
transparent (white) and the corresponding 
(i,j)-th pixels of all the other planes will be 
opaque (dark). 
 
QSD 10 2 32 3
0 3 2 1
3 330
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Fig. (1) : DDP representations of 2D QSD 
data arrays. 
 
4. Multiplication Scheme 
 
      The multiplication process is based on 
DDP representation technique and the 
duplication-shifting-superimposing (DSS) 
multiplication algorithm [13]. Generally, 
the SD multiplication operation takes in two 
parts. The first part is the optical system 
that generates the DDP planes of the partial 
product array in parallel. In this part, logical 
formulas that represent the SD multiplier 
rules will be derived depending on the 
parallel SD multiplication rules. Then, these 
logical formulas are combined with the 
DSS algorithm principles to form n 
channels operating in parallel to generate n 
partial product arrays, each one as DDP 
planes, simultaneously. In the second part, 
an accumulation operation of the n partial 
product arrays to find the DDP planes of the 
final result array is performed. Therefore, 
an optical parallel two-step QSD array 
adder    is used as tree adders. 
       
4.1 QSD Multipliers System Operation 
       Two  M×N×n SD data arrays  A 
(multiplicand) and B (multiplier) are coded 
as DDP planes. These DDP planes form the 
logical formulas of the SD multipliers in the 
n channels of the DSS algorithm. Each 
channel generates one partial product array  
k PP , and all channels are operated in 
parallel. So, a total of n  k PP s are generated 
simultaneously. The whole system 
operation (see Fig. 2) is described in the 
following steps: 
1.  Double each pixel in the DDP planes 
of A and B arrays horizontally to be 
M×N×2n DDP planes. 
 
2.  Replicate the doubled DDP planes, 
which are used in the logical 
formulas of the SD multiplier, n 
times but with proper shift operation 
explained in step 3. 
 
 
3.  The doubled DDP planes of the k-th 
channel, where 
} 1
2
n
, , 1 , 0 , 1 , ,
2
n
{ k − − − = L L  if 
DDP-3      DDP2      DDP-1   DDP-0 
   DDP-1     DDP-2  DDP-3      
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n is even number, and   
}
2
1 n
, , 1 , 0 , 1 , ,
2
1 n
{ k
−
−
−
− = L L
if n is odd number are shifted 
according to the following two 
conditions: 
a)  If k≥0, then each number of the 
doubled DDP planes of array A will be 
shifted 2k positions to the left, and each 
number of the doubled DDP planes of 
array B are shifted 2k+1 positions to the 
right. 
b) Conversely, If k<0, then each number of 
the doubled DDP planes of array A are 
shifted  k 2  positions to the right, and 
each number of the doubled DDP planes 
of array B will be shifted  1 k 2 +  
positions to the left. 
 
4.  Now, these doubled and shifted DDP 
planes are used to construct the logical 
formulas of the SD multiplier. The SD 
multiplier has n channels, the k-th 
channel are used the logical formulas 
with doubled and shifted DDP planes 
that are shifted according to k. 
  
5.  The M×N×2n DDP planes of the n 
partial product arrays  k PP s are   
generated, in parallel, by n channels. In 
order to accumulate these n  k PP s, a 
parallel two-step SD adders with DDP 
representation are used as the tree 
adders. Each tree adder consists of n-1 
adders distributed to  ) n (log2 Ο  stages 
to generate the final result array Z, 
where  )    ( Ο  denotes the rounding 
function.  
 
  From the experimental results, the final 
result array Z will be represented as 
M×N×(2n+β ) DDP planes where the 
symbol  β  represents a numerical value 
{0,1,2…}, and it is increased depending on 
the number of the DSS channels. In other 
word, β  depends on the maximum number 
of SD digits in the SD numbers.   
  
 
 
 
 
 
 
 
 
 
 
 
 
The computational rules are derived 
as follows: 
•  The first step is to generate the   
intermediate     product    i p    and    the  
intermediate carry  i u  using Table(2) [4].       
 
 
                     1 p   THEN  
  ) 3 (1,   OR   ) 3 , 1 (   OR                     
) 1 , 3 (   OR   ) 1 (3,   OR   ) 1 , 1 (   OR  
(1,1)   OR   ) 3 , 3 (   OR   ) 3 , 3 ( ) , (x  
i
i
=
= i y IF
 
                                                                  (2) 
 
 
So, the following rule can be set as a logical 
rule in  generating the P1 DDP plane: 
 
 Fig.(2): The system operation of the 
                  QSD multiplier. 
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                3 * 1 3 * 1 1 * 3 1 * 3
1 * 1 1 * 1 3 * 3 3 * 3 1
B A B A B A B A
B A B A B A B A P
+ + + +
+ + + =
                                                                  (3) 
Rule (3) can be rewritten as: 
 
                                             
  ) 3 1 ( * ) 3 1 (
) 1 3 ( * ) 1 3 ( 1
B B A A
B B A A P
+ + +
+ + =
  
                                                                  (4)  
•  The rest DDP planes of the intermediate 
product array (P2, P0,  ) 2 P   and   , 1 P  can 
be generated from Table (2) for the 
following rules which  are newly 
derived:  
 
                                                         
                                                                  (5)    
   Also, from Table (2), the DDP planes of 
the intermediate carry array U (U2, U1, U0, 
) 2  U and   , 1 U  can be obtained using the 
following rules: 
      
                                                                      
                                                                  (6) 
 
 
Table (2): QSD multiplication rules to 
generate i p  and    i u  . 
 
 
 
 
 
•  The second step is to add pi and ui   to 
get the intermediate sum  wi and 
intermediate carry Ti  according to the 
rules set at   Table (3). This step   has 
eight  logical  formulas  as  shown  in       
eq. 6. Five of these equations are for 
generating the DDP planes of the 
intermediate sum array w (W2, W1, W0, 
) 2  W and   , 1 W  and the others three are 
for generating the DDP planes of the 
intermediate carry array T 
( ) 1 T   and   T0,   , 1 T .  
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   2 U * 1 P ) 1 U 2 U ( * 2 P 1 T
                                                                 P0 1 U * 1 P 1 U * P1         
2) U 1 U 0 U ( * ) 1 P 2 (P ) 2 U 1 U 0 U ( * P1) (P2 T0
                                                             2 U * P1 1) U 2 U ( * P2 T1
                                                       1 U * 1 P 2 U * P0 0 U * 2 P 2 W
             0 U * 1 P 1 U * P0 1 U * ) 2 P (P2 ) 2 U 2 U ( * P1 1 W
             1 U * 1 P 1 U * P1 0 U * P0 ) 2 U 2 U ( * ) 2 P (P2 W0
           0 U * P1 1 U * P0 1 U * ) 2 P (P2 ) 2 U 2 U ( * 1 P W1
                                                       1 U * P1 2 U * P0 0 U * P2 W2
′ + ′ + ′ =
+ ′ + ′ +
′ + ′ + ′ + + ′ + ′ + ′ + =
′ + ′ + ′ =
′ + ′ + ′ =
′ + ′ + ′ + + ′ + ′ =
′ + ′ + ′ + ′ + ′ + =
′ + ′ + ′ + + ′ + ′ =
′ + ′ + ′ =
         (7)                                                                         
 
The symbol  )     ( ′  on the right top of the U  refers to 
the shifting one position to the left for each number 
included in the planes. 
 
Table (3): QSD addition rules to generate 
wi and Ti . 
 
 
 
 
 
 
 
•  During the third-step  wi and Ti are 
added to generate the partial product 
i pp  according to the following newly 
derived equation using Table 4. 
 
 
 
 
Table (4) :. QSD addition rules to generate 
ppi . 
 
 
     1 T * 2 W 3 PP
                                                                      1 T * 1 W 0 T * 2 W 2 PP
                                                    1 T * W0 0 T * 1 W 1 T * 2 W 1 PP
                                                   1 T * 1 W 1 T * W1 0 T * W0 PP0
                                                    1 T * W0 0 T * W1 1 T * W2 PP1
                                                                       1 * 1 0 * W2 PP2
                                                                                          1 T W2 PP3
′ =
′ + ′ =
′ + ′ + ′ =
′ + ′ + ′ =
′ + ′ + ′ =
′ + ′ =
′ + =
T W T
      
                                                                  (8) 
At this moment, 7×n   M×N×2n 
DDP planes are already presented at the end 
of the n channels. The n partial product 
arrays ppk  can be accumulated to obtain the 
final result array   Z   as seven 
M×N×(2n+β) DDP planes Z3, Z2, Z1, 
Z0,  3 Z   and   , 2 Z   , 1 Z . 
 
5. Optical Implementation 
 
   Figure  (3)  presents  the  optical 
implementation of the QSD array multiplier 
with the DDP plane representation method 
using basic optical tools such as: beam 
combiner (BC), beam splitter BS), mirrors, 
and spatial light modulators [14,15]. In the 
first step, the intermediate product pi  and 
intermediate carry ui are generated. These 
parameters are used in the second step 
which performs accumulation to generate 
the intermediate sum Wi  and carry Ti.  
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   To  simplify  the  optical  implementation, 
one of the parameters in rules 4, 5 , and 6 is 
rewritten in terms of the other parameters as 
shown in eq. 9. 
 
 
                                                 3 PP 2 PP 1 PP PP1 PP2 PP3 PP0
                                                                  2 W 1 W W1 W2 W0
                                                                         2 U U0 U1 U2 1 U
                                                                                1 P P0 P1 P2 2 P
+ + + + + =
+ + + =
+ + + =
+ + + =
                                                                  (9) 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig. (3) : First step optical implementation 
of QSD multiplier. 
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Fig. (3): continued. 
 
      Figure (4) shows the third step of the 
multiplier that generates the product  ppi .  
 
 
 
 
Fig. (4) : Third step optical implementation    
of QSD multiplier 
 
 
4.2 Simulation Results 
      Simulation  computer  programs  have 
been built using C++ language to test the 
parallel optical QSD array multipliers based 
on DDP representation. Two 10×2×4 
QSD arrays A and B will be used to test the 
proposed QSD array multiplier.  
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200 87
174 41
31 112
255 255
B
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    The doubled and shifted DDP planes of 
the QSD arrays A and B for the four DSS 
channels {-2, -1, 0, 1} are shown in Fig.5-a. 
In Fig.5.b the DDP planes of the 
intermediate product P and shifted 
intermediate carry U′ arrays, which are 
generated in four DSS channels 
simultaneously, are presented. These P and 
U′ DDP planes will enter the next step of 
the PP generation, which are processed in 
parallel to produce the DDP planes of the 
intermediate sum W, and the shifted 
intermediate carry T′arrays in the four 
DSS channels. The W and T′ DDP planes 
are illustrated in Fig.5c. Using these W and 
T′ DDP planes in the third step of the PPk 
generation part, the four QSD partial 
product arrays PP can be generated. Each 
one of the PP arrays has seven 10×2×8 
DDP planes. Here, a single zero (β=1) 
must be padded in the MSB positions of 
each number included in the PP arrays to 
expand the DDP planes to 10×2×9 pixel 
resolution. Figure 5d shows the four PP 
arrays as 10×2×9 DDP planes.      At this 
moment, we have four PP arrays, each 
coded in seven10×2×9 DDP planes, 
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(a) 
 
 
 
 
 
 
 
 
 
 
 
 
              Fig.(5): Simulation results of the parallel optical QSD array multiplier.  
                 (a): The four doubled and shifted versions of the DDP planes of the QSD arrays A and  B. 
                 (b): DDP planes of the four intermediate partial P arrays and the shifted intermediate carry U′ arrays. 
                 (c): DDP planes of the four intermediate sum W arrays and the shifted intermediate  carry T′ arrays.  
                 (d): DDP planes of the four generated partial product arrays PPs. 
                 (e): DDP planes of the final results QSD array Z. 
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(b)  
           
(c)  
 
 
 
Fig. (5): Continued 
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(d) 
 
 
  
 
 
(e) 
Fig. (5): Continued. 
 
 
produced by the four DSS channels as 
shown in Fig.5e. 
 
        When these seven final result array 
10×2×9 DDP planes are decoded and 
composed, the 10×2×9 QSD array Z 
which includes the final results is obtained 
as present below.    The single zero that has 
been padded as β=1 to each DDP planes of 
the partial product arrays PP is occupied 
now by 1 and 1 in 65025 and -65025 
number in the final result QSD array Z.  
 
 
   
65025 65025
7684 605
3125 11850
1990 2758
21000 21525
2000 5207
28000 18270
12528 5535
186 10528
65025 65025
20001 1 100 1 000 2 001 1
20010 1 002 1 1 0000212
11 1 01 1 001 21022 1 003
2 1 010 2 000 012 1 00023
011020020 1 1 1 00 1 1 1 0
00 1 01 2 000 1 2 1 1 0 1 1 00
00 2 1 1 1 3 1 0 2 21 2 1 2 0 1 0
00 1 010 1 01 1 00111220
2 2 0 1 00001 10200 2 1 01
1 000 2 001 1 20001 1 100
Z
10 QSD 































−
−
−
− −
− −
−
=
































=
 
      One  can  expect  that  the  throughput 
(thput) of the optical parallel SD array 
multiplier can be calculated by the 
following equation [5]: 
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τ) 2   SLM   ( ) 1 ) (log 2 (
  
2 + × − + Ο ×
× ×
=
τ r n
n N M
thput
where the term  ) (log 2 2 n Ο ×  determines 
the number of steps in the tree adder and 
the term (r-1) determines the number of 
steps in the partial product generation part. 
With assuming that τ=20ns, using SLMs 
with 5000×5000 pixel resolution and 
50 s µ response time specifications, we can 
get 38.4 Gbps QSD multiplier, all for 
multiplying 390000 pairs of 32-digit SD 
numbers simultaneously.    
 
6.  Conclusions 
    An optical design for parallel array QSD 
multipliers is presented. The proposed SD 
multipliers combine the DDP 
representation, parallel SD multiplication 
algorithms, and the DSS multiplication 
algorithm. The SD multiplier consists of 
two parts, the partial products generation 
and the partial products accumulation. Tree 
QSD adders are built to accumulate the 
partial products.  
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